Efficient Global Fault Collapsing for Combinational Library Modules
نویسنده
چکیده
—Fault collapsing is the process of reducing the number of faults by using redundance and equiva-lence/dominance relationships among faults. Exact global fault collapsing can be easily applied locally at the logic gates, however, it is often ignored for library modules due to its high demand of resources such as execution time and/or memory. In this paper, we present an efficient and exact global fault collapsing method for library modules that uses both binary decision diagrams and fault simulation with random vectors. Experimental results show that the new method reduce the number of faults drastically with feasible resources and produce significantly better results than existing approaches.
منابع مشابه
EGFC: An exact global fault collapsing tool for combinational circuits
Fault collapsing is the process of reducing the number of faults by using redundance and equivalence/dominance relationships among faults. Exact fault collapsing can be easily applied locally at the logic gates, however, it is often ignored for most circuits, due to its high demand of resources such as execution time and/or memory. In this paper, we present EGFC, an exact global fault collapsin...
متن کاملExact Functional Fault Collapsing in Combinational Logic Circuits
Fault equivalence is an essential concept in digital VLSI design with significance in many different areas such as diagnosis, diagnostic ATPG, testability analysis and synthesis. In this paper, an efficient procedure to compute exact fault equivalence classes of combinational circuits is described. The procedure consists of two steps. The first step performs structural fault collapsing and uses...
متن کاملHierarchical physical defect reasoning in digital circuits
We propose a hierarchical physical defect-oriented approach for fault diagnosis in combinational digital circuits. We present the circuit as a network of modules. As modules we consider either library components (e.g. complex gates) of digital circuits or arbitrary subcircuits. The higher level fault diagnosis is carried out in two phases. In the first phase, faulty modules are located by cause...
متن کاملSingle-fault fault collapsing analysis in sequential logic circuits
This paper studies single-fault fault collapsing in sequential logic circuits. Two major phenomena, self-hiding (SH) and delayed reconvergence (DR), which arise from the existence of feedback paths and storage elements in sequential circuits, are analyzed and found to cause the dominance relationship which is valid in combinational circuits but no longer valid in sequential circuits. A fault-co...
متن کاملFault Simulation with Parallel Critical Path Tracing for Combinational Circuits Using Structurally Synthesized BDDs
An efficient method of parallel fault simulation for combinational circuits is proposed. The method is based on structurally synthesized BDDs (SSBDD) which allow to represent gate level circuits at higher macro level where macros represent subnetworks of gates. Converting the gate-level circuits to the macrolevel is accompanied with corresponding fault collapsing. A parallel fault analysis algo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007